Vivado Implementation - ERROR: [Chipscope 16-119] Implementing debug core dbg_hub failed
2016-06-16 16:52
736 查看
Description
"opt_design" can fail with error messages similar to the following:opt_design failed
ERROR: [Chipscope 16-119] Implementing debug core dbg_hub failed.
ERROR: An unknown error has occurred while implementing debug cores in this design.
OR
ERROR: [IP_Flow 19-3805] Failed to generate and synthesize debug IP "xilinx.com:ip:xsdbm:1.0".
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dbg_hub_CV'. Failed to generate 'Verilog Synthesis' outputs:
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
ERROR: [Chipscope 16-119] Implementing debug core dbg_hub failed.
ERROR: Could not generate core for dbg_hub. Aborting IP Generation operation.
ERROR: [Chipscope 16-218] An error occurred while trying to create or get a cached instance from the IP cache manager:
"IP generation failed see log file in e:/jinhua/prj/sample/dvcs2_4k/prj_submit/dvcs2_4k_input_processor_fpga_app/dvcs2_4k_input_processor_fpga_app.runs/impl_1/.Xil/Vivado-164820-CNSH1AECPC040/dbg_hub_CV.0/out
ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'dbg_hub_CV'. Failed to generate 'Verilog Synthesis' outputs:
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Solution
When generating the Debug Cores during Phase 1, the following messages are shown:Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.2/data/ip'.
INFO: [IP_Flow 19-3826] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "C:/Projects//project_1/project_1.cache/2aa2f6b8".
The Debug Hub in cache is out-of-sync and needs to be cleared with the following command:
Vivado 2014.x:
update_ip_catalog -clear_ip_cache
Vivado 2015.1 and newer:
check_ip_cache -clear_output_repo
When this issue occurs on a Windows machine, the root cause is often a failed generation of the Debug Hub due to a path length issue.
Windows only supports 260 characters in a path.
The Debug Hub is generated in a temporary folder and can violate this path length limitation.
The recommendation is to reduce path length and regenerate the Debug Hub.
相关文章推荐
- APK Tool的问题:Exception in thread "main" brut.androlib.AndrolibException: Could not decode arsc file
- 【BZOJ2434-[Noi2011]】阿狸的打字机(AC自动机(fail树)+离线+树状数组)
- DDD(Domain Driver Designer) 领域驱动设计简介
- POJ 1681 Painter's Problem(高斯消元)
- 关于部分手机通话录音报start failed的问题
- 【leetcode】172. Factorial Trailing Zeroes
- WSASocket failed 10013 处理
- 打开金蝶AIS文件方法
- Redis redis.clients.jedis.exceptions.JedisDataException: ERR Operation against a key holding the wr
- 转载http://jingyan.baidu.com/article/bad08e1e87138209c8512118.html
- AIDL进程间通讯的一些注意问题
- CDISC SDTM DS domain学习笔记
- oracle查看允许的最大连接数和当前连接数等信息(转自:http://blog.csdn.net/haiross/article/details/41944493)
- 钥匙串KeyChain的使用
- “机器学习”相关资料分享
- tail和head命令
- INS-35172 Target database memory(945MB) excessds the systems available shared memory({0}MB)
- 工作于内存和文件之间的页缓存, Page Cache, the Affair Between Memory and Files
- Paint House
- Openstack组件部署 — keystone(domain, projects, users, and roles)