modelsim do 文件
2014-12-09 23:07
274 查看
下边是写的do文件的例子。
#creat a work lib
vlib work
#map the work lib to current lib
vmap work work
#compile the source files
vlog +acc -work work "F:/modelsimproject/data_mem/src/fifo32x16.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/fifo32x16_top.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/mem32x4k.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/output_sel.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/rd_ctrl.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/rd_wr_blk_reg.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/wr_ctrl.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/data_mem_top.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/test_data_mem.v"
vlog +acc -work work "D:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v"
#start simulator
vsim -t fs -novopt +notimingchecks -L E:/xilinx_lib/xilinxcorelib_ver \
-L E:/xilinx_lib/simprims_ver -L E:/xilinx_lib/unisims_ver \
-L E:/xilinx_lib/unimacro_ver work.test_data_mem work.glbl
log -r *
#add wave
add wave -hex sim:/*
#run
run -all
#creat a work lib
vlib work
#map the work lib to current lib
vmap work work
#compile the source files
vlog +acc -work work "F:/modelsimproject/data_mem/src/fifo32x16.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/fifo32x16_top.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/mem32x4k.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/output_sel.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/rd_ctrl.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/rd_wr_blk_reg.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/wr_ctrl.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/data_mem_top.v"
vlog +acc -work work "F:/modelsimproject/data_mem/src/test_data_mem.v"
vlog +acc -work work "D:/Xilinx/14.7/ISE_DS/ISE/verilog/src/glbl.v"
#start simulator
vsim -t fs -novopt +notimingchecks -L E:/xilinx_lib/xilinxcorelib_ver \
-L E:/xilinx_lib/simprims_ver -L E:/xilinx_lib/unisims_ver \
-L E:/xilinx_lib/unimacro_ver work.test_data_mem work.glbl
log -r *
#add wave
add wave -hex sim:/*
#run
run -all
相关文章推荐
- 【转载】Modelsim之 DO文件简介
- Modelsim之 DO文件简介
- modelsim仿真中 do文件的写法技巧
- Modelsim中使用TCL脚本编写do文件实现自动化仿真
- Modelsim 的DO文件
- modelsim的do文件
- 搭建Modelsim SE仿真环境-使用do文件仿真
- quartusii 使用ModelSim do文件实现仿真(Verilog)
- modelsim仿真中 do文件的写法技巧
- 搭建Modelsim SE仿真环境-使用do文件仿真
- modelsim的do文件
- Modelsim command line 传参数到 .do 文件
- Modelsim之 DO文件简介(转)
- 我的modelsim常用DO文件设置
- modelsim do文件
- Modelsim do脚本文件简单范例
- 搭建Modelsim SE仿真环境-使用do文件仿真
- 搭建Modelsim SE仿真环境-使用do文件仿真
- modelsim仿真中 do文件的写法技巧
- Modelsim仿真tcl脚本与wave.do文件