您的位置:首页 > 产品设计 > UI/UE

DAC11:Re-Synthesis for Cost-Efficient Circuit-Level Timing Speculation

2011-08-05 22:06 344 查看
This paper reduce the number of paths that need "Timing Speculation" by retiming to improve timing character.

And then it use ILP to share pading buffers between different paths.
内容来自用户分享和网络整理,不保证内容的准确性,如有侵权内容,可联系管理员处理 点击这里给我发消息
标签: 
相关文章推荐