sharc21479 uart总结
2011-07-13 21:05
113 查看
Register Overview
Line Control Register (UARTxLCR). Controls the format of the data character frames. It selects word length, number of stop bits and parity.
在UARTxLCR中的第七位UARTDLAB
Divisor Latch Access Bit. Because some IOP registers share the same address, this bit provides access as follows.
0 = Enable access to UART0THR, UART0RBR, and UART_IER registers
1 = Enable access to UART0DLL and UARTxDLH registers
因为“Some UART registers share the same IOP address. The UART0DLL registers are mapped to the same address as the UARTxTHR and UART0RBR registers. The UART0DLH registers are mapped to the same address as the interrupt enable registers (UART0IER).
Divisor Latch High/Low Register (UARTxDLL/UARTxDLH). Characterize the UART bit rate. The divisor is split into the divisor latch low byte (UARTxDLL) and the divisor latch high byte (UARTxDLH).
The fundamental timing clock of the UART module is peripheral clock/16 (PCLK/16).
The bit rate is characterized by the peripheral clock (PCLK) and the 16-bit divisor. The divisor is split into the UART divisor latch low byte register (UARTDLL) and the UART divisor latch high byte register (UARTDLH). These registers form a 16-bit divisor.
The UART follows an asynchronous serial communication protocol with these options:
• 5 – 8 data bits
• 1 or 2 stop bits
• None, even, or odd parity
• Baud rate = PCLK/(16 × divisor), divisor value can be from 1 to 65,536
Transmit and receive channels are both buffered. The UARTTHR register buffers the transmit shift register (UARTTSR) and the UARTRBR register buffers the receive shift register (UARTRSR). The shift registers are not directly accessible by software.
Line Control Register (UARTxLCR). Controls the format of the data character frames. It selects word length, number of stop bits and parity.
在UARTxLCR中的第七位UARTDLAB
Divisor Latch Access Bit. Because some IOP registers share the same address, this bit provides access as follows.
0 = Enable access to UART0THR, UART0RBR, and UART_IER registers
1 = Enable access to UART0DLL and UARTxDLH registers
因为“Some UART registers share the same IOP address. The UART0DLL registers are mapped to the same address as the UARTxTHR and UART0RBR registers. The UART0DLH registers are mapped to the same address as the interrupt enable registers (UART0IER).
Divisor Latch High/Low Register (UARTxDLL/UARTxDLH). Characterize the UART bit rate. The divisor is split into the divisor latch low byte (UARTxDLL) and the divisor latch high byte (UARTxDLH).
The fundamental timing clock of the UART module is peripheral clock/16 (PCLK/16).
The bit rate is characterized by the peripheral clock (PCLK) and the 16-bit divisor. The divisor is split into the UART divisor latch low byte register (UARTDLL) and the UART divisor latch high byte register (UARTDLH). These registers form a 16-bit divisor.
The UART follows an asynchronous serial communication protocol with these options:
• 5 – 8 data bits
• 1 or 2 stop bits
• None, even, or odd parity
• Baud rate = PCLK/(16 × divisor), divisor value can be from 1 to 65,536
Transmit and receive channels are both buffered. The UARTTHR register buffers the transmit shift register (UARTTSR) and the UARTRBR register buffers the receive shift register (UARTRSR). The shift registers are not directly accessible by software.
相关文章推荐
- UART模拟7816协议开发总结(终于成功啦,一扫阴霾!写了一篇总结!!!!)
- RS232,RS422,RS485,UART,IIC,SPI总结
- linux设备驱动之UART总结
- IIC, UART, SPI 比较总结
- AVR单片机ATMega16的UART通信总结
- LPC3250 UART概念总结
- UART传输协议-个人学习总结
- ARM11 6410学习总结----UART串口
- UART总结
- Stm32f407DISCOVEY学习uart串口波特率乱总结
- UART UVM验证平台平台搭建总结
- UART SPI I²C对比总结。
- UART、SPI、I2C的基础总结
- STM32的UART DMA传输总结
- UART, SPI, IIC对比和总结
- UART、I2C以及SPI协议学习总结
- UART协议总结
- ASP连接11种数据库语法总结
- 故障排除 Linux操作系统死机处理方法总结
- 参观益力多公司活动总结