Intel-x86-System-Programming-Guide, Part 1,Chapter 3.3 PHYSICAL ADDRESS SPACE
2009-08-13 10:17
381 查看
声明:原文版权归属Intel®,这里仅作学习使用
来源:Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1
Chapter 3.3 PHYSICAL ADDRESS SPACE 物理地址空间
In protected mode, the IA-32 architecture provides a normal physical address space of 4 GBytes (232 bytes). This is the address space that the processor can address on its address bus. This address space is flat (unsegmented), with addresses ranging continuously from 0 to FFFFFFFFH. This physical address space can be mapped to read-write memory, read-only memory, and memory mapped I/O. The memory mapping facilities described in this chapter can be used to divide this physical memory up into segments and/or pages.
在保护模式下,IA-32架构提供了4GB(232)的物理地址空间,这是处理器在自己的地址总线上能寻址的地址空间。这个地址空间是平坦的,地址连续从0到FFFFFFFFH。物理地址空间可以映射为读写内存、只读内存、内存映射I/O。
Starting with the Pentium Pro processor, the IA-32 architecture also supports an extension of the physical address space to 236 bytes (64 GBytes); with a maximum physical address of FFFFFFFFFH. This extension is invoked in either of two ways:
•Using the physical address extension (PAE) flag, located in bit 5 of control register CR4.
•Using the 36-bit page size extension (PSE-36) feature (introduced in the Pentium III processors).
PAE或者PSE可以扩张到64GB内存
See Section 3.8, “36-Bit Physical Addressing Using the PAE Paging Mechanism” and Section 3.9, “36-Bit Physical Addressing Using the PSE-36 Paging Mechanism” for more information about 36-bit physical addressing.
3.3.1 Intel® 64 Processors and Physical Address Space
On processors that support Intel 64 architecture (CPUID.80000001:EDX[29] = 1), the size of the physical address range is implementation-specific and indicated by CPUID.80000008H:EAX[bits 7-0].
For the format of information returned in EAX, see “CPUID—CPU Identification” in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. See also: Section 3.8.1, “Enhanced Legacy PAE Paging.”
来源:Intel® 64 and IA-32 Architectures Software Developer's Manual Volume 3A: System Programming Guide, Part 1
Chapter 3.3 PHYSICAL ADDRESS SPACE 物理地址空间
In protected mode, the IA-32 architecture provides a normal physical address space of 4 GBytes (232 bytes). This is the address space that the processor can address on its address bus. This address space is flat (unsegmented), with addresses ranging continuously from 0 to FFFFFFFFH. This physical address space can be mapped to read-write memory, read-only memory, and memory mapped I/O. The memory mapping facilities described in this chapter can be used to divide this physical memory up into segments and/or pages.
在保护模式下,IA-32架构提供了4GB(232)的物理地址空间,这是处理器在自己的地址总线上能寻址的地址空间。这个地址空间是平坦的,地址连续从0到FFFFFFFFH。物理地址空间可以映射为读写内存、只读内存、内存映射I/O。
Starting with the Pentium Pro processor, the IA-32 architecture also supports an extension of the physical address space to 236 bytes (64 GBytes); with a maximum physical address of FFFFFFFFFH. This extension is invoked in either of two ways:
•Using the physical address extension (PAE) flag, located in bit 5 of control register CR4.
•Using the 36-bit page size extension (PSE-36) feature (introduced in the Pentium III processors).
PAE或者PSE可以扩张到64GB内存
See Section 3.8, “36-Bit Physical Addressing Using the PAE Paging Mechanism” and Section 3.9, “36-Bit Physical Addressing Using the PSE-36 Paging Mechanism” for more information about 36-bit physical addressing.
3.3.1 Intel® 64 Processors and Physical Address Space
On processors that support Intel 64 architecture (CPUID.80000001:EDX[29] = 1), the size of the physical address range is implementation-specific and indicated by CPUID.80000008H:EAX[bits 7-0].
For the format of information returned in EAX, see “CPUID—CPU Identification” in Chapter 3 of the Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. See also: Section 3.8.1, “Enhanced Legacy PAE Paging.”
相关文章推荐
- Intel-x86-System-Programming-Guide, Part 1,Chapter 2.3 SYSTEM FLAGS AND FIELDS IN THE EFLAGS REGISTER
- Intel-x86-System-Programming-Guide, Part 1,Chapter 2.4 MEMORY-MANAGEMENT REGISTERS
- Intel-x86-System-Programming-Guide, Part 1,Chapter 3.1 MEMORY MANAGEMENT OVERVIEW
- Intel-x86-System-Programming-Guide, Part 1,Chapter 2.5 CONTROL REGISTERS
- Intel-x86-System-Programming-Guide, Part 1,Chapter 3.2 USING SEGMENTS
- Intel-x86-System-Programming-Guide, Part 1,Chapter 1 ABOUT 4000 THIS MANUAL
- Intel-x86-System-Programming-Guide, Part 1,Chapter 2.1 OVERVIEW OF THE SYSTEM-LEVEL ARCHITECTURE
- Intel-x86-System-Programming-Guide, Part 1,Chapter 2.2 MODES OF OPERATION
- Intel-x86-System-Programming-Guide, Part 1,Chapter 2.6 SYSTEM INSTRUCTION SUMMARY
- View Controllers(Chapter 7 of iOS Programming: The Big Nerd Ranch Guide)
- apple官方文档翻译:URL Loading System Programming Guide
- .NET - Diving into System Programming - Part 2[转贴]
- Step-By-Step Guide To Create Physical Standby On Normal File System For ASM Primary using RMAN (文档 I
- Step-By-Step Guide To Create Physical Standby On Normal File System For ASM Primary using RMAN
- System and method for critical address space protection in a hypervisor environment
- Digital Signal Processing 《ARM System developer’s Guide》Chapter-8
- OpenGL Programming Guide- Red Book 例子程序库 -系列- 3-Chapter 2Drawing Geometric Objects-Part1
- Objective-C Programming: The Big Nerd Ranch Guide (2nd Edition) 阅读笔记(Part III)
- URL Loading System Programming Guide-Encoding URL Data(URL数据编码)
- iOS 地址簿编程指南(Address Book Programming Guide for iOS)